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 InGaAs  gate-all-around  (GAA)  metal-oxide-semiconductor  field-effect 
transistors  (MOSFETs)  with  6nm  nanowire  thickness  have  been  experimentally 
demonstrated at sub-80nm channel length. The effects of Forming Gas Anneal (FGA) on 
the performance of these devices have been systematically studied. The 30min 400  
FGA (4% H2 / 96% N2) is found to improve the quality of the Al2O3/InGaAs interface, 
resulting in a subthreshold slope reduction over 20mV/dec (from 117mV/dec in average 
to 93mV/dec). Moreover, the improvement of interface quality also has positive impact 
on the on-state device performance. A scaling metrics study has been carried out for FGA 
treated  devices  with  channel  lengths  down  to  20  nm,  indicating  excellent  gate  
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electrostatic control. With the FGA passivation and the ultra-thin n a n o w i r e  s t r u c t u r e ,  
InGaAs MOSFETs are promising for future logic applications. 
 
a)Author to whom correspondence should be addressed; electronic mail: yep@purdue.edu 
Recently, InGaAs has been considered as one of the promising channel materials 
for CMOS beyond the 10nm technology node because of its large electron mobility. 3D 
InGaAs devices such as fin field-effect transistors and the gate-all-around (GAA) metal-
oxide-semiconductor field effect transistors have been shown to offer large drive current 
and  excellent  immunity  to  short  channel  effects  (SCE)  [1-6].  In  particular,  the  GAA 
MOSFETs provide the best gate electrostatic control and therefore the ultimate channel 
length (Lch) scalability. It is known that better SCE control can be obtained by reducing 
the nanowire size, enabling further Lch scaling. InGaAs nanowires fabricated by top-down 
technology with sub-10nm wire dimension, either nanowire width (WNW) or thickness 
(TNW), have not been reported. On the other hand, the interface quality is one of the 
critical  problems  for  III-V  MOSFETs.  Superior  interface  quality  is  required  for 
optimizing both the on-state and off-state performance of MOSFETs. Al2O3 is commonly 
used as the gate insulator for InGaAs MOSFETs for the relatively low interface trap 
density (Dit). Various passivation methods have been developed and optimized on the 
Al2O3/InGaAs interface such as (NH4)2S passivation [7, 8], surface nitridation [9, 10] and 
phosphor passivation [11]. Forming Gas Anneal is another common post metallization 
treatment used to improve the interface quality of Al2O3/InGaAs. Interface traps, oxide 
charges and border traps reduction after FGA have been reported by CV methods [12, 13]. 
Recent study of effects of FGA on planar devices shows that on state performances such  
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as drive current (Ion) and transconductance (gm) are improved after FGA [14]. However, 
the impacts of FGA have not been studied in short channel devices with GAA structure. 
The compatibility between FGA and other passivation methods have not been studied 
either. 
 
In this letter, 20-80nm Lch short channel In0.65Ga0.35As GAA MOSFETs with 6nm 
TNW and 30nm WNW have been fabricated with or without FGA treatment. FGA offers 
improvement in the on-state and off-state performance of the devices. The reduction of 
subthreshold slope (SS) and the increase of gm and I on verify the improvement of the 
interface quality. The average interface trap density drops by 40% on average after FGA. 
Moreover, SS and drain induced barrier lowering (DIBL) do not increase when Lch scales 
from  80nm  down  to  20nm,  demonstrating  the  excellent  scalability  of  InGaAs  GAA 
MOSFET with sub-10nm nanowire dimension. It is also found that the 30min 400  
FGA passivation is fully compatible with the (NH4)2S passivation. The interface trap 
density is significantly improved in devices with (NH4)2S passivation and FGA together 
than those with (NH4)2S passivation only.  
 
Figure  1  (a)  shows  the  schematic  diagram  of  the  InGaAs  GAA  MOSFET 
fabricated in this work and the cross sectional transmission electron microscope (TEM) 
image of an InGaAs nanowire with 6nm TNW. The fabrication process flow of the devices 
is shown in Figure 1 (b). The top-down fabrication process is similar to that demonstrated 
in [4]. The starting material is a 2 inch semi-insulating InP substrate. 100nm undoped 
In0.52Al0.48As etch stop layer, 80nm undoped InP layer, 10 nm undoped In0.65Ga0.35As  
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channel layer and 2 nm undoped InP layer were sequentially grown by molecular beam 
epitaxy. Source/drain implantation was performed at an energy of 20keV and a dose of 
10
14 cm
-2, followed by dopant activation at 600  for 15 seconds in nitrogen ambient. 
After fabricating nanowire fins using BCl3/Ar reactive ion etching, HCl based release 
process was performed to create the free-standing InGaAs nanowires. Before the gate 
stack deposition, 10% (NH4)2S passivation was performed. The gate dielectric is 5nm 
atomic  layer  deposited  (ALD)  Al2O3 t o  s t u d y  t h e  e f f e c t  o f  F G A  o n  A l 2O3/InGaAs 
interface  while  maintaining  a  low  gate  leakage  current.  Following  ALD  WN  gate 
metallization process, the devices are divided into two groups. One is treated with 30min 
400  FGA (4% H2 / 96% N2)  and the other serves as the control group. After gate etch 
process, source/drain contacts were formed with Au/Ge/Ni alloy. Each device has four 
nanowires fabricated in parallel. All patterns were defined by a Vistec UHR electron 
beam lithography system. 
 
Figure 2 (a), (b) show the I-V characteristics comparison between two typical 
devices with Lch=20nm, WNW=30nm with and without 30min 400  FGA. Device with 
FGA shows an 89% increase in on-current (Ion) at Vds = Vgs – VT = 0.8V and the SS of 
device with FGA is 93mV/dec, which is 23mV/dec smaller than that of device without 
FGA. Maximum gm of device with FGA is also found to be 59% larger than that of 
control device without FGA. After being normalized by the perimeter of the nanowire, 
the best Ion and peak gm at Vds = Vgs – VT = 1V is 505 A/ m and 665 S/um, respectively. 
The saturation-currents of devices in this work are lower compared to InGaAs GAA  
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MOSFETs with 30nm TNW and the same WNW and Lch [4]. The reduction in drive current 
is  attributed  to  the  larger  impact  of s u r f a c e  r o u g h n e s s  w h i c h  d e c r e a s e s  t h e  c h a n n e l  
mobility.  Details  of  the  transport  properties  of  the  ultra-thin  nanowires  are  under 
investigation. 
 
To study the effects of FGA, the average SS, threshold voltage VT, and Ion of 
InGaAs GAA MOSFETs with Lch between 20nm and 80nm have been extracted. Figure 
3 (a) (b) and Figure 4 (a) show the statistical data of SS, VT and Ion for devices with and 
without FGA. As shown in Figure 3 (a), devices with FGA has a much lower SS for all 
channel lengths compared to the control devices without FGA. The average of SS shows 
an obvious reduction from about 117mV/dec to 93mV/dec. The improvement of the off 
state performance indicates that FGA can reduce the interface traps within the bandgap. 
The threshold voltage is found to increase with FGA treatment, as shown in Figure 3 (b). 
It is known that traps at the Al2O3/InGaAs interface are mostly donor type. The reduction 
of donor interface trap does not have a significant impact on the threshold voltage while 
the reduction of acceptor trap leads to negative VT shift [15]. Thus, the positive shift of 
VT in this study is attributed to the reduction of positive fixed charge density and the ion 
charge density in oxide layer. Figure 4 (a) shows the comparison of on-current. Ion is 
found to increase by 14% on average with FGA, accompanied by 25% gm enhancement 
(not shown). One origin for the Ion enhancement is the reduction of interface trap density 
near the conduction band edge. Another origin is that mobility is improved due to the 
reduction in Coulomb scattering as a result of oxide charge reduction.  
  
  6
Interface trap density of the devices are extracted with the approximate formula 
SS = 60(1 + (qDit + CD)/Cox) mV/dec [16], where CD is the depletion capacitance and Cox 
is the gate capacitance. The depletion capacitance can be neglected for its weak impact 
on  SS.  Devices  in  [4]  shows  the  minimum  SS  of  63mV/dec,  which  indicates  CD 
contribute to at most 3mV/dec to SS in the InGaAs GAA MOSFET structure. As the 
device structure is similar as [4], CD is also negligible in this work. Thus, subthreshold 
swing can be written as SS = 60(1 + qDit/Cox) mV/dec. It is estimated that the upper limit 
of mid-gap Dit is reduced by 40% percent with FGA, indicating that FGA can improve 
the interface quality of the Al2O3/InGaAs interface.  
 
Another  interesting  phenomenon  found  in  this  work  is  the  standard  deviation 
(STD) comparison for SS, VT, and Ion. The SS STD and VT STD of devices with FGA are 
smaller than the control devices without FGA, while the Ion STD and gm STD of devices 
with FGA are larger than devices without FGA. The STD of SS and VT reduces with 
FGA treatment because of the improvement of the interface quality as shown earlier. 
However,  the  larger  on-state  STD  seems  unexpected  and  contradictory  to  the  Dit 
reduction. The most possible reason is that the ohmic contact of the devices with FGA is 
worse than those without FGA, which can in turn increase on-state variation. To confirm 
this hypothesis, external resistance (Rext) is extracted by linear fitting Rtot and 1/(Vgs - Vt - 
Vds/2) at small Vds [17]. As shown in Figure 4 (b), both average value of Rext and STD of 
Rext of devices with FGA is much larger than devices without FGA. The larger Rext of 
devices with FGA suggests that the intrinsic current improvement of devices with FGA is 
even larger than that shown in Figure 4 (a). Though the exact reason for the increased Rext  
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after FGA has not been clearly understood, it is likely that the Au/Ge/Ni alloy based 
ohmic  contact  is  sensitive  to  FGA  treatment.  More  advanced  source/drain  contact 
technologies need to be explored to reduce the Rext and improve on-state variation.  
 
Furthermore, we investigate the scaling metrics of InGaAs GAA MOSFETs with 
6nm TNW and FGA. The TNW scaling of an InGaAs GAA MOSFET theoretically has the 
same effect as the WNW scaling in terms of the electrostatic control [4]. However, the 
scaling of TNW can reduce the surface area that has underwent dry etching process during 
the nanowire formation, leading to the reduced surface roughness. Figure 5 shows SS and 
DIBL versus Lch with WNW=30nm. No evidence of Lch dependence of SS and DIBL are 
observed in this work, as opposed to the InGaAs GAA MOSFETs with larger TNW [4]. 
The results show that the InGaAs GAA MOSFETs with extremely thin TNW offer better 
immunity to SCE and improved scalability which can be further improved by equivalent 
oxide thickness (EOT) scaling [4, 18, 19].  
 
In conclusion, InGaAs GAA MOSFETs with 6nm TNW have been fabricated. The 
effects of FGA on the performance of the devices are systematically studied. It is found 
that the 30min 400  Forming Gas Anneal results in a improved Al2O3/InGaAs interface 
and is also fully compatible with the (NH4)2S passivation. A scaling metrics study of the 
InGaAs  GAA  MOSFETs  has  also  been  carried  out.  The  extremely  thin  nanowire 
structure has been shown to improve SCE immunity and it is very promising for future 
logic applications. 
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Figure Captions 
 
Figure 1 (a) Cross sectional TEM image and schematic diagram of an InGaAs GAA 
MOSFET with TNW = 6nm. (b) Fabrication process flow of the InGaAs GAA MOSFETs. 
 
Figure  2  (a)  Output  and  (b)  Transfer  characteristics  of  two  typical  InGaAs  GAA 
MOSFETs  with  Lch =  2 0  n m ,  W NW  =  30  nm  and  TNW=6nm  with  and  without  FGA 
treatment. Due to the significant reverse junction leakage current, IS is presented instead 
of ID. 
 
Figure 3 (a) SS and (b) VT of these devices with WNW=30nm and TNW=6nm versus Lch. 
With FGA and their control devices are in comparison. Each data point represents 5-10 
measured devices. Vt is extracted from linear extrapolation at Vds = 50 mV. 
 
Figure 4 (a) Ion and (b) R ext versus Lch in comparison between FGA devices and their 
control ones. 
 
Figure 5 SS and DIBL versus Lch of FGA treated InGaAs GAA MOSFETs with WNW = 
30 nm and TNW=6nm.  (
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